中山大学物理学院,广东 广州 510275
何来沛(1995年生),男;研究方向:并网逆变控制;E-mail:help3@mail2.sysu.edu.cn
郑寿森(1963年生),男;研究方向:嵌入式系统设计、电力电子控制技术;E-mail:zhengshs@mail.sysu.edu.cn
纸质出版日期:2020-07-20,
收稿日期:2019-07-10,
扫 描 看 全 文
何来沛,郑寿森,祁新梅等.增强型锁相环的启动优化和相频解耦改进算法[J].中山大学学报(自然科学版),2020,59(04):64-73.
HE Laipei,ZHENG Shousen,QI Xinmei,et al.Start-up optimization and phase-frequency decoupling strategyforenhanced phase-locked loop[J].Acta Scientiarum Naturalium Universitatis Sunyatseni,2020,59(04):64-73.
何来沛,郑寿森,祁新梅等.增强型锁相环的启动优化和相频解耦改进算法[J].中山大学学报(自然科学版),2020,59(04):64-73. DOI: 10.13471/j.cnki.acta.snus.2019.07.10.2019B067.
HE Laipei,ZHENG Shousen,QI Xinmei,et al.Start-up optimization and phase-frequency decoupling strategyforenhanced phase-locked loop[J].Acta Scientiarum Naturalium Universitatis Sunyatseni,2020,59(04):64-73. DOI: 10.13471/j.cnki.acta.snus.2019.07.10.2019B067.
锁相环结构中相位和频率紧密耦合,在电网处于干扰或短时故障工况下,同步频率的波动直接影响锁相的性能。基于假线性增强型锁相环(pseudolinear enhanced phase-locked loop
PL-EPLL),提出了一种适时解除相位和频率耦合的改进算法。该算法能够在设计锁频范围内,增强频率同步的稳定性和抗干扰能力,提高锁相的动态性能。另外,针对PL-EPLL具有两个相位锁定状态的特点,在算法实施上采用一种同步相位初始值优化设置,在初始相位差较大的情况下能够有效提高锁相算法的启动速度。最后,通过仿真和实验验证了改进算法的有效性。
In this paper
a modified pseudolinear enhanced phase-locked loop (PL-EPLL) is proposed to improve the performance of PLL synchronization when the power grid is under non-ideal condition
such as disturbances and faults. The modification is based on a timely-decoupling strategy between the estimated phase-angle and the estimated frequency
for which in a designable frequency-locked range
the robustness of frequency synchronization is enhanced and the dynamic performance of PLL is improved. In addition
based on the feature that PL-EPLL has two different phase-locked points
an optimized setting of the initial value of the estimated phase-angle is introduced in this paper
which can statistically improve the start-up speed of the PL-EPLL algorithm. Finally
the feasibility of the proposed method has been verified by simulation and experimental results.
增强型锁相环假线性增强型锁相环相频解耦锁相启动
EPLLPL-EPLLphase-frequency decouplingPLL start-up
吴恒,阮新波,杨东升.弱电网条件下锁相环对LCL型并网逆变器稳定性的影响研究及锁相环参数设计[J].中国电机工程学报,2014,34(30):5259-5268.
WU H, RUAN X B, YANG D S. Research on the stability caused by phase-locked loop for LCL-type grid-connected inverter in weak grid condition[J]. Proceedings of the CSEE, 2014, 34(30): 5259-5268.
刘闯,潘岱栋,蔡国伟,等.适合低压配电网分布式发电的抗谐波干扰型增强锁相环路技术[J].电工技术学报,2016,31(10):185-192.
LIU C, PAN D D, CAI G W, et al. Enhanced phased-locked loop technology with anti harmonic interference capability for distributed generation in low-voltage distribution[J]. Transactions of China Electrotechnical Society, 2016, 31(10): 185-192.
CIOBOTARU M, TEODORESCU R, BLAABJERG F. A new single-phase pll structure based on second order generalized integrator[C] //37th IEEE Power Electronics Specialists Conference. Jeju, South Korea: IEEE, 2006: 1-6.
涂娟,汤宁平.基于改进型DSOGI-PLL的电网电压同步信号检测[J].中国电机工程学报,2016,36(9):2350-2356.
TU J, TANG N P. Synchronizing signal detection for grid voltage based on modified DSOGI-PLL[J]. Proceedings of the CSEE, 2016, 36(9): 2350-2356.
祁新梅,沈海滨,余文海,等.基于二阶广义积分单相锁相环的改进及实现[J].电力电子技术,2016,50(1):96-98.
QI X M, SHEN H B, YU W H, et al. Improvement and implementation of single phase phase-locked-loop based on second order generalized integrator[J]. Power Electronics, 2016, 50(1): 96-98.
RODRIGUEZ P, LUNA A, CIOBOTARU M, et al. Advanced grid synchronization system for power converters under unbalanced and distorted operating conditions[C] //32nd Annual Conference on IEEE Industrial Electronics. Paris, France: IEEE, 2006: 5173-5178.
RODRIGUEZ P, LUNA A, MUNOZ A S R, et al. A stationary reference frame grid synchronization system for three-phase grid-connected power converters under adverse grid conditions[J]. IEEE Transactions on Power Electronics, 2012, 27(1): 99-112.
刘桂花,曹小娇,王卫.弱电网下单相光伏并网逆变器锁频环同步方法[J].中国电机工程学报,2015,35(19):5022-5029.
LIU G H, CAO X J, WANG W. A frequency locked loop grid synchronization method of single-phase grid-connected pv inverter under weak Grid[J]. Proceedings of the CSEE, 2015, 35(19): 5022-5029.
杨才伟,王剑,游小杰,等.二阶广义积分器锁频环数字实现准确性对比[J].电工技术学报,2019,34(12):2584-2596.
YANG C W, WANG J, YOU X J, et al. Accuracy comparison of digital implementation on the second-order generalized integrator frequency-locked loop[J]. Transactions of China Electrotechnical Society, 2019, 34(12): 2584-2596.
KARIMI G M, IRAVANI R M. A nonlinear adaptive filter for online signal analysis in power systems: applications[J]. IEEE Transactions on Power Delivery, 2002, 17(2): 617-622.
徐健飞,庞浩,王赞基,等.新型全数字锁相环的逻辑电路设计[J].电网技术,2006,30(13):81-84.
XU J F, PANG H, WANG Z J, et al. A logic circuit design of all digital phase-locked loop[J]. Power System Technology, 2006,30(13):81-84.
KARIMI G M. Linear and pseudolinear enhanced phased-locked loop (EPLL) structures[J]. IEEE Transactions on Industrial Electronics, 2014, 61(3): 1464-1474.
KARIMI G M, KHAJEHODDIN A S, JAIN K P, et al. Problems of startup and phase jumps in PLL systems[J]. IEEE Transactions on Power Electronics, 2012, 27(4): 1830-1838.
李子林,傅闯,汪娟娟,等.实现相位和频率检测解耦的快速锁相环[J].电力系统自动化,2019,43(5):143-154.
LI Z L, FU C, WANG J J, et al. Fast phase-locked loop to realize decoupled detection of phase and frequency[J]. Automation of Electric Power Systems, 2019, 43(5): 143-154.
贝斯特.锁相环设计、仿真与应用[M].李永明等译. 北京:清华大学出版社,2007:23-60.
全国电压电流等级和频率标准化技术委员会.GB/T 15945-2008 电能质量 电力系统频率偏差[S].北京:中国标准出版社,2008.
KHAJEHODDIN A S, KARIMI G M, JAIN K P, et al. A resonant controller with high structural robustness for fixed-point digital implementations[J]. IEEE Transactions on Power Electronics, 2012, 27(7): 3352-3362.
0
浏览量
1
下载量
0
CSCD
关联资源
相关文章
相关作者
相关机构